

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1266	core and "716"/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/02 08:01
L2	883	1 and via\$2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/02 08:00
L3	282	(core same (divid\$3 or section or logical\$3)) and "716"/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/02 08:02
L4	190	3 and via\$2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/02 08:27
L5	15882	core and section and logical\$2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/02 08:28
L6	184560	core and section and logical\$2 via and (void or clearance)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/02 08:28
L7	2124	core and section and logical\$2 and via and (void or clearance)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/02 08:28
L8	1371	core and section and logical\$2 and via and (void or clearance) and contact	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/02 08:29
L9	560	core and section and logical\$2 and via and (void or clearance) and contact and ((reference or vdd or gnd or power or ground) same layer)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/02 08:30

L10	446	core and section and logical\$2 and via and (void or clearance) and contact and ((reference or vdd or gnd or power or ground) same layer) and align\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/02 08:30
L11	19	core and section and logical\$2 and via and (void or clearance) and contact and ((reference or vdd or gnd or power or ground) same layer) and align\$3 and ("716"/\$ccls.:or "257"/\$.ccls.)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/02 08:31
S65	457	(716/9,15).CCLS.	USPAT; USOCR	OR	OFF	2005/08/01 13:48
S66	565	(716/9,15).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/08/02 07:59
S67	8	ramakrishnan-a\$4.in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/01 13:50

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	1	((substrate or pcb or (printed near2:board)) core (via\$2 or hole) (void or clearance) (reference or vdd or gnd or power or ground) contact (signal or trace or wir\$3 or path or metal) overlying align\$4 row).clm.	US-PGPUB	AND	ON	2005/08/02 10:09



[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Local](#) [more »](#)

signal trace routing layer logically divided core

[Search](#)

[Advanced Search](#)  
[Preferences](#)

**Web Results 1 - 10 of about 904 for signal trace routing layer logically divided core section contact align via void**

**Scholarly articles for signal trace routing layer logically divided core section contact align via void**



[Title EGSO Architecture](#) - by Distribution - 0 citations

[In This Issue](#) - by Dreibeibis - 0 citations

[Review of NTT-MIT Research Collaboration](#) - by Sugamura - 0 citations

[\[PDF\]](#) [Glossary of EDR terms](#)

File Format: PDF/Adobe Acrobat

The **core** constrains the expansion of the outer **layers** to match the expansion ...  
feed-through via A plated-through hole in a PWB used to route a **trace** ...

[www.ami.ac.uk/courses/topics/0100\\_gls/pdf/edrml005\\_v2.pdf](#) - [Similar pages](#)

[\[doc\]](#) [Working document 75](#)

File Format: Microsoft Word 2000 - [View as HTML](#)

Whilst **logically** representing a point to point link between RNCs, the physical ...  
The protocols over Uu and Iu interfaces are **divided** into two structures: ...

[www.3gpp.org/ftp/tsg\\_ran/WG3\\_Iu/Draft\\_Specs/TSG-RAN12/25401-370.doc](#) - [Similar pages](#)

[AVS Forum - Please post your "HTPC as preamp/processor" success ...](#)

My third HTPC that drives the projector is connected via SPDIF so it does ...

A simple PCI card with some sort of microcontroller/**signal routing** device (?) ...

[www.avsforum.com/avs-vb/archive/index.php/t-235923.html](#) - 358k - [Cached](#) - [Similar pages](#)

[\[PDF\]](#) [PlexSys-8 : CPS8161 Configuration Guide and Manual](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Technology could **void** the user's authority to operate the equipment. ...  
ground planes, and other **signal routing** on the inner. and surface **layers**. ...

[www.dtims.com/manuals/CPS8161.pdf](#) - [Similar pages](#)

[\[PDF\]](#) [TTL Implementation of Purdue's Adapter for Parallel Execution and ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

The logic design for TTL\_PAPERS is **logically** (and physically) **divided** into ...

tion where the **signal** is used on the board, a single **layer** suffices for all ...

[aggregate.org/TechPub/super4.pdf](#) - [Similar pages](#)

[\[PDF\]](#) [EZCom-IP User's Manual](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Sitting at this **layer**, you might also add an NCP (Netware Core Protocol) ...

All entries in the **routing** table are entered via the EZCom-IP explore program. ...

[www.grayhill.com/pdf/docs/ezcom-ip/72-um-ip.pdf](#) - [Similar pages](#)

**Railway Lexicon**


**Block Section** The **section** of line between the **section signal** of one **signal** ...

up of conflicting **routes** by **logically** linking points and **signal** operation. ...

[www.railway-technical.com/lex15.html](#) - 248k - [Cached](#) - [Similar pages](#)

**the of to a and is in I that you it for be are have not with on s ...**

... sounds reaction directly produced center gamma areas **signal fit** Even symptoms

**Web**Results 101 - 110 of about 3,950 for **substrate size signal void routing**. (0.20 seconds)**[PDF] Direct Rambus Long Channel Design Guide**File Format: PDF/Adobe Acrobat - [View as HTML](#)substrate traces, the **signals** may not be aligned at the land pads of the ...VOID. = $\pi$ r. 2. /2. (Eq 2). A. EFFECTIVE. is based on the **signal routing** layer ...[www.rambus.com/products/rdram/documentation/LongChGuide\\_DL-0102\\_1.4.pdf](http://www.rambus.com/products/rdram/documentation/LongChGuide_DL-0102_1.4.pdf) - [Similar pages](#)**[PDF] April 1986**File Format: PDF/Adobe Acrobat - [View as HTML](#)quantum **size** effects. Related activities include an expanded ... improved solutions for the **channel routing** problem and the problem of **routing** around a ...[www.src.org/member/about/arch/86v04n04.pdf](http://www.src.org/member/about/arch/86v04n04.pdf) - [Similar pages](#)**NIST SBIR: Abstracts of Awards for FY2004****Substrate** material, glass material, fritting process, and coatings will be ...The system is designed to bridge an "information **void**" and provide ...[patapsco.nist.gov/ts\\_sbir/abstracts/04abst1.htm](http://patapsco.nist.gov/ts_sbir/abstracts/04abst1.htm) - 115k - [Cached](#) - [Similar pages](#)**[PDF] Remote Customization of Systems Code for Embedded Devices**File Format: PDF/Adobe Acrobat - [View as HTML](#)analyzed the performance and **size** of the customized code. generated on three platforms: a ... tion in the **signals** subsystem. The problem was solved by ...[compose.labri.fr/documentation/papers/emsoft2004.pdf](http://compose.labri.fr/documentation/papers/emsoft2004.pdf) - [Similar pages](#)**[PS] Remote Customization of Systems Codefor Embedded Devices\* Sapan ...**File Format: Adobe PostScript - [View as Text](#)We analyzed the performance and **size** of the customized code generated on three platforms: ... The Flux OSKit: A **substrate** for kernel and language research. ...[compose.labri.fr/documentation/papers/emsoft2004.ps.gz](http://compose.labri.fr/documentation/papers/emsoft2004.ps.gz) - [Similar pages](#)**[PS] ADVANCE PROGRAM: ICCAD '96 30 SIGDA Newsletter, vol 26, number 2 ...**File Format: Adobe PostScript - [View as Text](#)**Substrate** resistanceand inductance modeling will become important. ... 5C.1 POST**GLOBAL ROUTING CROSSTALK RISKESTIMATION AND REDUCTION ...**[jamaica.ee.pitt.edu/Archives/NewsletterArchives/v26/n2/ps/iccad.ps](http://jamaica.ee.pitt.edu/Archives/NewsletterArchives/v26/n2/ps/iccad.ps) - [Similar pages](#)**[PS] Low Jitter Clock Distribution Networks July 17, 1997 1 of 24 1 ...**File Format: Adobe PostScript - [View as Text](#)**Routing** and distributing the clock **signal** are only part of the design process.... It follows that variation in the power supply and **substrate** voltages will ...[www.eecs.umich.edu/UMichMP/Publications/Proposals/stetson.ps](http://www.eecs.umich.edu/UMichMP/Publications/Proposals/stetson.ps) - [Similar pages](#)**8 OSKit Device Driver (OS Environment) Framework****Routing** all memory allocations through a single interface this way may ...**void** \*osenv\_mem\_alloc(oskit\_size\_t **size**, osenv\_memflags\_t **flags**, unsigned **align**); ...[www.cs.utah.edu/flux/oskit/html/oskit-wwwch8.html](http://www.cs.utah.edu/flux/oskit/html/oskit-wwwch8.html) - 166k - [Cached](#) - [Similar pages](#)**Dpt. of Defense SBIR Awards 1994**Utilization of multi-path and multi-**routing** capabilities allow highly ...Problems with this technology include low yields, limited **substrate size**, ...

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

**Search Session History**[BROWSE](#)[SEARCH](#)[IEEE XPLOR GUIDE](#)

Edit an existing query or  
compose a new query in the  
Search Query Display.

**Tue, 2 Aug 2005, 9:07:56 AM EST****Search Query Display**[Help](#) [Contact Us](#) [Privacy &](#)

© Copyright 2005 IEEE -

Indexed by  
**Inspec**